


<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> Form PTO-1449 (Modified) (Use several sheets if necessary)			<b>COMPLETE IF KNOWN</b>	
			Application Number	10/683,774
			Confirmation Number	1801
			Filing Date	October 10, 2003
			First Named Inventor	Gail A. Alverson
			Group Art Unit	2109
			Examiner Name	Michael P. Wilser
			Attorney Docket No.	324758001US5
Sheet	1	of		

U.S. PATENT DOCUMENTS						
Examiner Initials*	Cite No.	U.S. Patent or Application		Name of Patentee or Inventor of Cited Document	Date of Publication or Filing Date of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		NUMBER	Kind Code (if known)			

FOREIGN PATENT DOCUMENTS								
Examiner Initials*	Cite No.	Foreign Patent or Application			Name of Patentee or Applicant of Cited Document	Date of Publication or Filing Date of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T
		Office	NUMBER	Kind Code (if known)				
		DE	DE19710252		Fujitsu Ltd. (English Abstract)	2/26/98		

OTHER PRIOR ART-NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No.	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume issue number(s), publisher, city and/or country where published.	T
		"Method of Tracing Events in Multi-Threaded OS/2 Applications," IBM Tech. Disclosure Bulletin, September 1993, pp. 19-22.	
		Agrawal, Hiralal, "Dominators, Super Blocks and Program Coverage," 21st ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, Portland, Oregon, January 17-21, 1994.	
		Alverson, Gail et al., "Tera Hardware-Software Cooperation," Proceedings of Supercomputing 1997, San Jose, California, November 1997.	
		Briggs, Preston et al., "Coloring Heuristics for Register Allocation," Department of Computer Science, Rice University, Houston, Texas, June 1989.	
		Briggs, Preston et al., "Coloring Register Pairs," ACM Letters on Programming Languages and Systems, Vol. 1, No. 1, March 1992.	
		Callahan, David et al., "Register Allocation via Hierarchical Graph Coloring," Proceedings of the ACM SIGPLAN '91 Conference on Programming Language Design and Implementation, Toronto, Canada, June 26-28, 1991.	
		Chow, Fred C. et al., "The Priority-Based Coloring Approach to Register Allocation," ACM Transactions on Programming Languages and Systems, Vol. 12, No. 4, October 1990, pp. 501-536.	
		Cook, Jonathan et al., "Event Based Detection of Concurrency," SIGSOFT '98 ACM, 1998, pp. 34-45.	
		Davidson, Jack W. et al., "Reducing the Cost of Branches by Using Registers," Proceedings of the 17th Annual Symposium on Computer Architecture, Seattle, Washington, May 28-31, 1990.	

EXAMINER	DATE CONSIDERED
*EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance <u>and</u> not considered. Include copy of this form with next communication to application(s).	

<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> Form PTO-1449 (Modified) (Use several sheets if necessary)				<b>COMPLETE IF KNOWN</b>	
				Application Number	10/683,774
				Confirmation Number	1801
				Filing Date	October 10, 2003
				First Named Inventor	Gail A. Alverson
				Group Art Unit	2109
				Examiner Name	Michael P. Wilser
Sheet	2	of	2	Attorney Docket No.	324758001US5

OTHER PRIOR ART-NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No.	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume issue number(s), publisher, city and/or country where published.	T
		Kolte, Priyadarshan et al., "Load/Store Range Analysis for Global Register Allocation," ACM-SIGPLAN, June 1993.	
		Knoop, Jens et al., "The Power of Assignment Motion," ACM SIGPLAN '95 Conference on Programming Language Design and Implementation," La Jolla, California, June 18-21, 1995.	
		Lal, George et al., "Iterated Register Coalescing," ACM Transactions on Programming Languages and Systems, Vol. 18, No. 3, May 1996, pp. 300-324.	
		Lang, Tomas et al., "Reduced Register Saving/Restoring in Single-Window Register Files," Computer Architecture News, Vol. 14, No. 3, June 1986.	
		Minwen, Ji et al., "Performance Measurements for Multithreaded Programs," SIGMETRICS '98, ACM, 1998, pp. 168-170.	
		Shim, SangMin et al., "Split-Path Enhanced Pipeline Scheduling for Loops with Control Flows, IEEE, December 2, 1998.	
		Tsai, Jenn-Yuan et al., "Performance Study of a Concurrent Multithreaded Processor," IEEE, 1998, pp. 24-35.	

EXAMINER	DATE CONSIDERED
*EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance <u>and</u> not considered. Include copy of this form with next communication to application(s).	